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Abstract—Graphics and signal processing applications often
require that sines and cosines be evaluated at a same floating-
point argument, and in such cases a very fast computation
of the pair of values is desirable. This paper studies how
32-bit VLIW integer architectures can be exploited in order
to perform this task accurately for IEEE single precision.
We describe software implementations for sinf, cosf, and
sincosf over [−pi/4, pi/4] that have a proven 1-ulp accu-
racy and whose latency on STMicroelectronics’ ST231 VLIW
integer processor is 19, 18, and 19 cycles, respectively. Such
performances are obtained by introducing a novel algorithm
for simultaneous sine and cosine that combines univariate and
bivariate polynomial evaluation schemes.
Keywords-VLIW integer processor; instruction level paral-
lelism; C software implementation; floating-point arithmetic;
IEEE 754; unit in the last place; trigonometric function;
I. INTRODUCTION
The ST231 is a 4-way integer VLIW core from STMicro-
electronics’ ST200 family derived from the Lx technology
platform [1], which is designed to implement advanced
audio and video codecs in consumer devices such as set-
top boxes for HD-IPTV (High Definition Internet Protocol
Television), smart phones, and wireless terminals.
As this processor has integer-only register file and ALUs,
all the floating-point support is implemented by software
emulation, such as the highly optimized FLIP 1.0 library [2]
for IEEE single precision. This brings basic arithmetic at low
cost, the latencies of ±, ×, /, √ being respectively of 26,
21, 34, 23 cycles for rounding ’to nearest even’ and with
subnormal support.
In this paper we consider the sine and cosine functions,
with special emphasis on their simultaneous computation,
as in [3]. Typically, the evaluation of any of these functions
is decomposed into three steps [4]: range reduction, which
computes x∗ ∈ [−π/4, π/4] and k ∈ Z such that x∗ =
x − kπ/2; evaluation of sinx∗ or cosx∗ depending on the
value of k mod 4; sign adaptation to reconstruct the result.
Clearly, range reduction can be shared by both functions, so
that we focus here on the reduced range [−π/4, π/4].
When multipliers are available on the architecture,
CORDIC-like shift-and-add methods need not be used and
the computation of sine and/or cosine eventually often relies
on the evaluation of one or several univariate polynomial
approximations, be it in hardware [5], [6], [7] or in soft-
ware [8], [9], [10], [11], [12], [13], [14]. In particular, fixed-
point univariate polynomials have been already employed
for sine and cosine on ST231 [11, §14], yielding respective
latencies of 29 and 36 cycles, without accuracy guarantee.
In this paper we propose a new approach based on the
combination of fixed-point univariate and bivariate polyno-
mials for more ILP exposure, along with rigorous accuracy
analyzes. More precisely, our contributions are as follows:
First, we introduce an algorithm for sine (resp. cosine)
that uses a single bivariate (resp. univariate) polynomial
approximation evaluated in a highly parallel fashion, and
whose accuracy is shown to be 6 1 ulp of the exact result.
Second, we deduce from these two algorithms a third
one for simultaneous sine and cosine, whose hybrid uni-
variate/bivariate nature brings high ILP exposure.
Third, we detail the corresponding C implementations,
showing optimal schedules and very low latencies on a
VLIW integer processor like the ST231: 19 cycles for sinf,
18 for cosf, and 19 for sincosf.
Thus, compared with [11] speedups of > 1.5× for sinf
and 2× for cosf are obtained, together with proven 1-ulp
accuracy. Also, sincosf yields both 1-ulp accurate sine and
cosine in the same latency as it takes to compute sine alone.
Although our codes have been optimized with the ST231
architecture in mind, they are written in standard C and are
thus portable.1 In addition, the design has been assisted by
a software toolchain consisting of Sollya [15] for certified
polynomial approximants and of Gappa [16] and CGPE [17]
to guarantee the numerical and cost features of polynomial
evaluations. Finally, our approach supports subnormals for
free and can easily be adapted to other floating-point formats
like double precision on 64-bit VLIW integer processors.
Outline. The paper is organized as follows. §II gives an
overview of the ST231 processor and compiler and, on the
other hand, some reminders about IEEE single precision
(also called binary32) and units in the last place (ulps). Then
§§III and IV present our algorithms and implementations
for cosine and sine, respectively; in each case we provide
1An archive containing C code for the functions sinf , cosf, sincosf
and the assembly code produced for ST231 is available upon request.
a theoretical analysis yielding a proven 1-ulp error bound,
as well as implementation details and C codes.2 In §V we
describe our simultaneous computation of sine and cosine
and analyze its performances on ST231. We conclude in §VI.
II. BACKGROUND AND NOTATION
A. Overview of the ST231 processor and its compiler
The ST231 is a 32-bit four-way integer VLIW core. Up to
four independent instructions can be bundled into a syllable,
achieving the maximum throughput of four instructions per
cycle.
The architecture of the ST231 (depicted in Figure 1)
includes the following features:
• Parallel execution units, including multiple integer
ALUs and two 32×32-bit multipliers;
• A large register file of 64 32-bit general purpose
registers and 8 1-bit condition registers;
• Predicated execution through ’select’ operations;
• Efficient branch architecture with multiple condition
registers;
• Encoding of immediate operands up to 32 bits.
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Figure 1. Architecture of the ST231 processor core.
All these features are key to our sine and cosine im-
plementations, that use efficiently all the resources exposed
by the machine. Particularly, for fast fixed-point polynomial
evaluation, we must encode the 32-bit coefficients inside the
instruction words to avoid costly external memory access
and achieve efficient multiplication and addition schemes.
The two 32×32-bit multipliers are fully pipelined and can
be used simultaneously. The latency of the multipliers is 3
cycles while for all the other integer arithmetic instructions,
it is only 1 cycle.
2The symmetry properties cos(−x) = cosx and sin(−x) = − sinx
allow us to restrict our accuracy analyzes to nonnegative inputs, but the
codes do handle the range [−pi
4
,
pi
4
].
The ST231 VLIW compiler, st200cc, is based on the
Open64 technology retargeted for the ST200 processor fam-
ily by STMicroelectronics since 2001. The compiler has
been improved to support development for high performance
embedded targets.
As opposed to out-of-order super-scalar processors de-
signs that benefit from dynamic instruction dispatch on
multiple execution units, VLIW processors are very depen-
dent on compilers to statically extract ILP from the source
code. This is achieved by high level transformations on
the language-independent intermediate representation and
transformations at the code generation level such as if-
conversion [18] that converts control-flow into predicated
instructions and global code motion. Then, a precise model
of the machine resources exploited by several passes of
scheduling, before and after register allocation, enables an
efficient bundling, finally achieving a high ILP, even in non-
cyclic contexts [19].
The observation of the fact that sine and cosine are very
frequently called together with the same argument is not
new, and indeed these patterns of code are frequent in
graphics and signal processing software.
Many compilers implement the recognition of this idiom
and transform it into a specific code sequence that computes
a pair of results and select the appropriate value.
In our case this transformation can be done regardless of
cost considerations since we can get one computation for
free. The compiler replaces all the sine and cosine by a call
to a specific function returning a pair of floats. As sine and
cosine are ’pure’ functions known by the compiler not to
have any side-effect, when both results are required for the
same input, the specific function will be called only once
after redundancy elimination.
B. Binary32 floating-point numbers
Here and hereafter F denotes the set of binary32 finite
floating-point numbers defined by the IEEE 754-2008 stan-
dard [20]: for
p = 24 and emax = 1− emin = 127,
this set F is the subset of R consisting of ±0, of subnormal
numbers ±m · 2emin with m = (0.m1 . . .mp−1)2 nonzero,
and of normal numbers ±m·2e with m = (1.m1 . . .mp−1)2
and e ∈ {emin, . . . , emax}.
Useful values associated to F are the unit roundoff
u = 2−p
(see for example [21, p. 38]), as well as the smallest positive
subnormal α = 2u · 2emin and the largest finite number Ω =
(2−2u)·2emax . We say that a real x belongs to the subnormal
range of F when 0 < |x| < 2emin , and to the normal range
of F when 2emin 6 |x| 6 Ω. Note also that the significand
m of any normal number satisfies 1 6 m 6 2− 2u.
Furthermore, the standard [20] associates to each number
x = (−1)sx ·mx · 2ex in F a unique encoding into a 32-bit
unsigned integer X: the bit string of X is
[sx|Ex,7 · · ·Ex,0|mx,1 · · ·mx,23], (1)
where the bits Ex,i define the so-called biased exponent
Ex =
∑7
i=0Ex,i2
i = ex + mx,0 − emin; the respective
encodings of +0 and −0 are 0 and 231.
C. Unit in the last place (ulp): definition and properties
Units in the last place (ulps) are often used to indicate
the accuracy of floating-point results. Given a floating-point
system of precision p and minimal exponent emin, the ulp of
any real number x can be defined as follows [22], [23]:
ulp(x) =
{
0 if x = 0,
2max{emin,e}−p+1 otherwise,
with e the integer power of two such that 2e 6 |x| < 2e+1.
Let us also recall three basic properties of the ulp function,
that are easy to check and will be useful in the sequel:
• For x, y ∈ R,
|x| 6 |y| ⇒ ulp(x) 6 ulp(y). (2a)
• If j ∈ Z and x ∈ R are such that both x and 2jx are
in the normal range of F then
ulp(2jx) = 2julp(x). (2b)
• For x ∈ R,
0 < |x| < 2emin+1 ⇒ ulp(x) = α. (2c)
Finally, thanks to the above definition, “1-ulp accuracy”
means that our implementations conform to the following
precise specification: assuming an input x in
I = F ∩ [0, π/4],
for cosine we want an r in F such that
|r − cosx| 6 ulp(cosx). (3)
Similarly, for sine this means an r in F such that
|r − sinx| 6 ulp(sinx). (4)
III. COMPUTING COSINE
Over [0, π/4] the cosine function is strictly decreasing and
takes values between 1 and 1/
√
2 ≈ 0.707. Thus, for x ∈ I ,
ulp(cosx) =
{
2u if x = 0,
u otherwise,
and to satisfy our accuracy requirement in (3) it suffices to
ensure
|r − cosx| 6 u. (5)
A. Constant approximation when x < 2−11
Of course, when x is “close enough” to zero then cosx
will be “close enough” to one and can be approximated by
a constant in F. More precisely, by Taylor’s theorem, for
x > 0 there exists a real x0 in (0, x) such that
cosx = 1− cos x0
2
x2. (6)
Hence 0 6 1−cosx 6 1
2
x2 and the accuracy condition in (5)
holds with r = 1 − u as long as x 6 2√u. For binary32
this threshold is equal to 2−11.
Thus, in principle we would start by detecting whether x
satisfies x 6 2−11 or not. However, we prefer to replace
that condition by the strict inequality x < 2−11, which
is just slightly stronger but has the advantage of being
equivalent to deciding whether the biased exponent of x
satisfies Ex < emax − 11 = 116. Since Ex will be needed
anyway when handling inputs larger than 2−11 (as shall be
seen in Section III-B), this is a way of reusing it to filter
out small inputs.
To sum up, when x is in I<2−11 , that is, when Ex < 116
then we simply return the encoding of 1− u, namely
127 · 223 − 1 = (3f7fffff)16.
This corresponds to the first and last lines of Listing 1.
Note that since emin = −126, this first subinterval I<2−11
contains zero as well as all positive subnormal numbers.
B. Polynomial approximation when x > 2−11
Let us now see how to evaluate cosx when x is in I>2−11 .
We start by proving that in this case any floating-point
number r satisfying (5) has exponent equal to −1.
Lemma 1: Let x ∈ I>2−11 and r ∈ F be as in (5). Then
1
2
6 r < 1.
Proof: By assumption, cosx−u 6 r 6 cosx+u. Since
0 6 x 6 π/4, we have cosx− u > 1√
2
− 2−p > 1
2
as soon
as p > 3, which is of course the case for binary32. Let us
now check that cosx + u < 1. Recalling that we have (6)
with x0 < x and that the cosine function is decreasing on
[0, π/4], we obtain cosx0 > cosx and thus, for any x in I ,
cosx 6
(
1 + x
2
2
)−1
.
Now, this upper bound is less than 1 − u as soon as x >√
2u/(1− u), which is true since x > 2−11 = 2√u.
Lemma 1 implies that our floating-point unknown r =
mr · 2er is in fact a fixed-point number of the form
r = (0.1mr,1 . . .mr,23)2. (7)
To obtain r as in (5) and (7) we extend to cosine the
approach introduced in [24] for square root and consisting
in the truncation of a Q0.32 number v that approximates
“accurately enough” from above the exact result. A rigorous
sufficient condition on the accuracy of v is provided by the
theorem below.
Theorem 1: Let x ∈ I>2−11 , let v = (0.v1v2 . . . v32)2 be
such that
|v − g(x)| 6 u
2
with g(x) = u
2
+ cosx,
and let r be the truncated value of v after 24 fraction bits.
Then r is a binary32 number that satisfies (5).
Proof: We have r = (0.v1v2 . . . v24)2, which implies
that r is a binary32 number and, since u = 2−24, that
−u < r − v 6 0.
On the other hand, v satisfies
0 6 v − cosx 6 u.
Hence −u < r − cosx 6 u, from which (5) follows.
To compute from x a value v as in Theorem 1 we
essentially rely on polynomial approximation and evaluation.
The process consists of three steps:
• Precompute a polynomial a that approximates g over
I>2−11 and whose fixed-point coefficients have at most
32 fraction bits. This approximation generates the error
ǫ0 = maxx∈I
>2−11
|a(x)− g(x)|.
• Compute a 32-bit fixed-point approximation t to the
floating-point input x. This approximation yields the
error ǫ1 = |a(t)− a(x)|.
• Given t and the coefficients of a, compute an approx-
imation v to a(t) in 32-bit fixed-point arithmetic by
choosing a suitable polynomial evaluation scheme. The
associated evaluation error is ǫ2 = |v − a(t)|.
Thus, by the triangle inequality, the accuracy constraint |v−
g(x)| 6 u
2
in Theorem 1 is satisfied as soon as we have
ǫ0 + ǫ1 + ǫ2 6
u
2
. (8)
The next three paragraphs give some implementation details
showing how to achieve (8) very efficiently on the ST231
architecture. A fourth paragraph details how to reconstruct
the encoding of the result r directly from the encoding of v.
1. Precomputing the polynomial approximant a. A poly-
nomial that satisfies the necessary condition ǫ0 6
u
2
must
have degree at least 6; this can be seen using the software
tool Sollya [15], which further gives us:
• coefficients of the form a0 = 1 + A0 · 2−32, a4 =
A4 · 2−32 and ai = −Ai · 2−32 for i ∈ {1, 2, 3, 5, 6}
and where the seven Ai are 32-bit unsigned integers;
• the rigorous bound ǫ0 < 2−28.86.
2. Approximating x by t. For x in I>2−11 we have
x = (0.00 . . . 00︸ ︷︷ ︸
|ex| zeros
1mx,1 . . .mx,23)2, −11 6 ex 6 −1,
showing that the fraction of x can be up to 34-bit long. An
approximation of x that will be enough for our purpose is
its truncation after 32 fraction bits, that is,
t = ⌊x · 232⌋/232 = (0.t1t2 . . . t32)2.
Hence 0 6 x − t < 2−32 and, using the software tool
Gappa [16], we get the rigorous bound ǫ1 < 2
−32.98.
Furthermore, this approximation is stored into the 32-bit
unsigned integer T = t ·232, which can be deduced from X
in (1) as follows: shift X left by 8 places, set the leftmost
bit to 1, and then shift the result right by
|ex| − 1 = 126− Ex
places. Lines 2 and 3 of Listing 1 give the corresponding C
code, which on ST231 takes 4 cycles.
3. Evaluating a(t) fast and accurately in fixed point.
High ILP exposure is obtained by parenthesizing our degree-
6 polynomial a(y) = a0 + · · ·+ a6y6 as(
(a0 + a1y) + (a2 + a3y)z
)
+
(
(a4 + a5y) + a6z
)
(z2)
with z = y2. With unbounded parallelism and latencies of
3 and 1 for × and +, this scheme takes 11 cycles, which is
2.18 times less than Horner’s rule [25, p. 486].
The corresponding C code using (unsigned) 32-bit integer
arithmetic appears at lines 4 to 14 in Listing 1. (Here mul
denotes the multiplier available on ST231, which returns the
32 most significant bits of the exact product of two 32-bit
unsigned integers.) We see that the parallelism constraints of
the ST231 still allow for an 11-cycle latency. Concerning the
accuracy of this scheme, we used Gappa to check that all the
computed quantities are positive Q0.32 numbers and also to
get a rigorous bound on ǫ2 = |v − a(t)| with v = V · 2−32.
In our case, it turns out that ǫ2 < 2
−30.04, so that overall (8)
is satisfied.
4. Reconstructing the result. From Theorem 1 and since
V = v ·232, we conclude that the encoding of our result r is
R = 125 ·223+⌊V/28⌋. Once V is available its computation
thus takes 2 cycles, as line 16 of Listing 1 shows.
Listing 1
COSINE EVALUATION IN BINARY32 OVER [−pi
4
,
pi
4
].
0Ex = (X >> 23) & 0xff;
1
2mx = (X << 8) | 0x80000000;
3T = mx >> (126 - Ex);
4Z = mul(T, T); A5T = mul(A5, T);
5A1T = mul(A1, T); A3T = mul(A3, T);
6
7Z2 = mul(Z, Z); A45 = A4 - A5T; A6Z = mul(A6, Z);
8A01 = A0 - A1T; A23 = A2 + A3T;
9A23Z = mul(A23, Z);
10A46Z = A45 - A6Z;
11A46 = mul(A46Z, Z2);
12A03 = A01 - A23Z;
13
14V = A03 + A46; // V encodes v = (0.v1...v32)
15
16R = (125 << 23) + (V >> 8);
17if (Ex < 116) return 0x3f7fffff; else return R;
Remarks:
• When compiling the code in Listing 1 with st200cc,
a latency of 18 cycles is achieved, thus indicating an
optimal schedule: 4 cycles for T, 11 cycles for V, 2
cycles for R, and a final 1-cycle ’select’ to choose
between R and the constant 0x3f7fffff.
• Also, it is not hard to see that the C code in List-
ing 1 works not only for the range [0, pi
4
] but also for
[−pi
4
, pi
4
]. This is solely due to the first line, so that for
applications where x is known to be in [0, pi
4
], one can
replace this line by Ex = X >> 23; and thus reduce
the latency by 1 cycle.
IV. COMPUTING SINE
Over [0, π/4] the sine function is strictly increasing
and takes values between 0 and 1/
√
2. This output range
contains values that vary a lot in magnitude, making the
ulp analysis more involved than for cosine. A classical
workaround is to consider instead of sinx the function sin x
x
whose range for 0 < x 6 π/4 belongs to [0.89, 1). Indeed,
by Taylor’s theorem there exists for x > 0 a real x0 in
(0, x) ⊂ [0, π/4] such that
sinx = x− cos x0
6
x3, (9)
from which it follows that for any real x in (0, π/4],
x(1− x2
6
) < sinx < x. (10)
This enclosure implies that sin x
x
ranges in [1 − ǫ, 1) with
ǫ = pi
2
96
= 0.102 . . .. It also serves as a basis for the following
result, which describes the behavior of the ulp of sine and
is a key ingredient for establishing the numerical accuracy
of our implementations.
Lemma 2: Let x be a real in [0, π/4]. Then
ulp(sinx) =
{
ulp(x) if x < 2emin+1,
1
2
ulp(x) or ulp(x) otherwise.
Proof: If x = 0 then sinx = x and the result is true.
If 0 < x < 2emin+1 then (10) gives sinx < x < 2emin+1 and
by using (2c) we deduce that ulp(sinx) = ulp(x) = α. It
remains to consider the case where x > 2emin+1. In this case,
we have 0 < x < 1, so that (10) leads to
x
2
< sinx < x
and thus, using (2a), to ulp(x
2
) 6 ulp(sinx) 6 ulp(x). On
the other hand, x > 2emin+1 implies that both x
2
and x are
in the normal range of F, and (2b) then gives ulp(x
2
) =
1
2
ulp(x). Consequently, ulp(sinx) ranges between 1
2
ulp(x)
and ulp(x); but since ulps are integer powers of two, this
means that ulp(sinx) must be one of these two values.
A. Approximation by x when x < 2−11
Just like for cosine, for x ∈ I in the neighborhood of zero
we use the second-order Taylor approximation of sinx and
thus return r = x; see (9). For binary32 it turns out that
this choice guarantees the accuracy condition (4) as long
as x 6 2−11. (This can be checked easily using arguments
similar to those employed for the proof of Lemma 2.) Also,
again like for cosine, in practice we work with the strict
inequality x < 2−11 instead. Thus, the general structure of
the C code for sine, shown in Listing 2, is similar to the one
of Listing 1 and when x ∈ I<2−11 we simply return r = x.
B. Bivariate polynomial approximation when x > 2−11
Assume now that our input x is in I>2−11 . Unlike for
cosine and as can be expected, the exponent of the result
is not anymore a constant known in advance. However, the
result below shows that any floating-point number satisfying
the accuracy constraint in (4) can have only two possible
exponents, namely ex or ex − 1.
Lemma 3: Let x ∈ I>2−11 and r ∈ F be as in (4). Then,
writing ex for the exponent of x we have
2ex−1 6 r < 2ex+1.
Proof: Since x is a normal number, we have ulp(x) =
2u · 2ex , so that (4) implies
sinx− 2u · 2ex 6 r 6 sinx+ 2u · 2ex .
Furthermore, x is in (0, π/4] and we can apply (10): the
upper bound in (10) leads to r < x+2u·2ex = (mx+2u)·2ex
and since mx 6 2− 2u we conclude that r < 2ex+1; using
the lower bound gives r >
(
mx(1− x26 )−2u
)·2ex and since
mx > 1 and 0 < x < 1 we arrive at r > (1− 16 − 2u) · 2ex .
For p > 3—which is the case for binary32—,this implies
r > 2ex−1 and the conclusion follows.
Lemma 3 indicates that for floating-point solutions r to (4)
the binary expansion of r/2ex is either (0.1 ∗1 · · · ∗23)2
or (1. ∗1 · · · ∗23)2. In the theorem below we show how to
recover such bits from truncating a suitable approximation
v to a function of our input x.
Theorem 2: Let x ∈ I>2−11 , let v = (v0.v1 . . . v31)2 be
such that
|v − h(x)| 6 u
2
with h(x) = u
2
+ sin x
2ex
and with ex the exponent of x, and let r be defined as
r =
{
(0.v1 . . . v23v24)2 · 2ex if v < 1,
(1.v1 . . . v23)2 · 2ex if v > 1.
Then r is a binary32 number satisfying (4).
Proof: Note first that ex > emin, which implies that r
is a binary32 number and that ulp(x) = 2u · 2ex . Note also
that the definition of h gives
0 6 v · 2ex − sinx 6 u · 2ex . (11a)
If v < 1 then r/2ex is the truncated value of v after 24
fraction bits, so that
−u · 2ex < r − v · 2ex 6 0. (11b)
Using (11a) and (11b) leads to the upper bound |r−sinx| 6
u ·2ex = 1
2
ulp(x), which by Lemma 2 is at most ulp(sinx).
Hence (4) is satisfied when v < 1.
Assume now that v > 1. In this case, r/2ex is the
truncated value of v after 23 fraction bits and thus
−2u · 2ex < r − v · 2ex 6 0. (11c)
We consider two subcases separately, depending on the value
of the ulp of sine:
• If ulp(sinx) = ulp(x) then (4) is equivalent to |r −
sinx| 6 2u·2ex , which holds thanks to (11a) and (11c).
• If ulp(sinx) = 1
2
ulp(x) then sinx < 2ex 6 x, so that
the upper bound in (11a) leads to
1 6 v < 1 + u = (1. 00 . . . 00︸ ︷︷ ︸
23 zeros
1)2.
Since by assumption v is a Q0.32 number, this implies
v1 = · · · = v23 = 0 and then r = 2ex . Therefore, in
this subcase, (4) is equivalent to 2ex − sinx 6 u · 2ex ,
which holds true thanks to (11a) and since v > 1.
Thus (4) holds for v > 1 too, which concludes the proof.
Theorem 2 is obviously the counterpart of Theorem 1, that
we have established for cosine in Section III-B. However, its
efficient implementation by means of polynomial approxi-
mation and evaluation is somehow more delicate, since the
function h does not only depend on sinx but also on 2ex .
An efficient solution is to generalize to our context the
bivariate polynomial approach of [24]: writing mx for the
significand of x, we have sin x
2ex
= mx · sin xx and we can view
h(x) as the value at (mx, x) of the bivariate function
h˜(s, y) = u
2
+ s · sin y
y
. (12)
We then follow the same three-step process as seen for
cosine, but with a polynomial in two variables instead of
just one:
• Precompute a suitable bivariate polynomial b˜ that ap-
proximates h˜ over [1, 2)× I>2−11 .
• In the evaluation pair (mx, x), only x may not fit into
32 bits, so we approximate it by t as for cosine.
• Given mx, t, and the coefficients of b˜, compute an
approximate value v to b˜(mx, t).
This process generates three errors, say ǫ˜0, ǫ˜1, ǫ˜2 (defined
essentially as for cosine by replacing a and g with, respec-
tively, b˜ and h˜). In order to apply Theorem 2 it suffices that
the following analogue of (8) be satisfied:
ǫ˜0 + ǫ˜1 + ǫ˜2 6
u
2
. (13)
We conclude this section by detailing our implementation
choices for those stages as well as for the reconstruction of
the result.
1. Precomputing the bivariate polynomial approximant b˜.
Due to the shape of h˜ in (12) we use a special bivariate
polynomial of the form
b˜(s, y) = u
2
+ s · b(y).
Consequently,∣∣˜b(s, y)− h˜(s, y)∣∣ = s ·∆ with ∆ = ∣∣b(y)− sin y
y
∣∣,
and since 1 6 s < 2, we search for a polynomial b of
minimal degree such that ∆ 6 1
2
· u
2
= 2−26. Using again
Sollya, an even polynomial of degree 6 is found:
b(y) = b0 + b2y
2 + b4y
4 + b6y
6,
where, for 0 6 i 6 3, b2i = (−1)i · B2i and B2i is a
32-bit unsigned integer. In addition, ∆ < 2−27.84 and thus
ǫ˜0 < 2
−26.84.
2. Approximating x by t. Our C code for this step is the
same as for cosine and appears at lines 2 and 3 of Listing 2.
Again, we have 0 6 x − t < 2−32 and using Gappa now
leads to |b(t)− b(x)| < 2−34.57 and thus to ǫ˜1 < 2−33.57.
3. Evaluating b˜(mx, t) fast and accurately in fixed point.
A highly parallel scheme for our bivariate polynomial is
b˜(s, y) =
(
(2−25 + sb0) + (sb2)z
)
+
(
sb4 + (sb6)z
)
(z2),
where z = y2. On ST231 this scheme takes 11 cycles and
using the software tool CGPE [17], one can check that even
with the knowledge that s = mx is available earlier than
y = t this latency cannot be reduced further by any other
parenthesization.
A fixed-point implementation of this scheme is given
in Listing 2: all the variables of the form sB* encode
Q1.31 numbers, while as for cosine Z and Z2 encode Q0.32
numbers. We have checked with Gappa the absence of
overflow and that the Q1.31 number
v = V · 2−31 = (v0.v1 . . . v31)2.
satisfies ǫ˜2 := |v− b˜(mx, t)| < 2−31.37, so that the accuracy
constraint in (13) is eventually satisfied.
4. Reconstructing the result. By Lemma 3 and Theorem 2
the result is r = (1.v2 . . . v24)2 · 2ex−1 if v0 = 0, and r =
(1.v1 . . . v23)2 ·2ex if v0 = 1. Therefore, its biased exponent
is Er = Ex − 1 + v0 and its encoding has the form
R = H · 223 + L
with a high part H = K+v0 such that K = sx ·28+Ex−2,
and with a low part L = ⌊V/27+v0⌋.
For the cost, the bottleneck is the computation of v0.
Given V one could of course get it as v0 = V >> 31;.
A faster way, shown at line 14 of Listing 2, consists in
producing v0 in parallel with the addition of sB02 and sB46
that gives V . Indeed, since sB02 is available before sB46,
we precompute the signed integer 231 - sB02 and compare it
with sB46 (whose first bit has been checked with Gappa to
be always zero); this is equivalent to evaluating the condition
V > 231, whose value is precisely v0.
To summarize, this implementation brings R in 3 cycles
after V . In addition, since K and H carry the sign bit of X ,
it works for signed inputs, that is, for any x in F∩ [−pi
4
, pi
4
].
Listing 2
SINE EVALUATION IN BINARY32 OVER [−pi
4
,
pi
4
].
0 Ex = (X >> 23) & 0xff;
1
2 mx = (X << 8) | 0x80000000;
3 T = mx >> (126 - Ex); sB6 = mul(mx, B6);
4 Z = mul(T, T); sB4 = mul(mx, B4);
5 sB2 = mul(mx, B2);
6 sB0 = mul(mx, B0);
7 Z2 = mul(Z, Z); sB6Z = mul(sB6, Z);
8 sB2Z = mul(sB2, Z);
9 sB0_up = 0x40 + sB0;
10 sB46Z = sB4 - sB6Z;
11 sB46 = mul(sB46Z, Z2); sB02 = sB0_up - sB2Z;
12 J = 0x80000000 - sB02;
13 K = (X >> 23) - 2;
14 V = sB02 + sB46; v0 = (int32_t)sB46 >= J;
15
16 H = (K + v0) << 23; L = (V >> 7) >> v0;
17 R = H + L;
18 if (Ex < 116) return X; else return R;
Remarks:
• As for cosine, the st200cc compiler is able to optimally
schedule the code in Listing 2, thus leading to a latency
of 4 + 11 + 3 + 1 = 19 cycles.
• One can restrict Listing 2 to the range [0, pi
4
] by
modifying only its first line (in exactly the same way as
for cosine; see the remark at the end of Section III-B).
This will reduce the latency from 19 to 18 cycles.
V. COMPUTING SINE AND COSINE SIMULTANEOUSLY
Given the codes for sine and cosine described and ana-
lyzed so far, an implementation of a 1-ulp accurate operator
sincosf is straightforward: we essentially merge Listings 1
and 2, renaming some variables whenever necessary. The
resulting C code has the form
unit64_t sincosf( uint32_t X ) {...}
and, given the encoding X of x in F ∩ [−pi
4
, pi
4
], it returns R
whose leftmost 32 bits contain the encoding of r1 ∈ F such
that |r1 − sinx| 6 ulp(sinx), and whose rightmost 32 bits
encode r2 ∈ F such that |r2 − cosx| 6 ulp(cosx).
The performances obtained by compiling the code for
sincosf with the st200cc compiler (in -O3 and for the
ST231 core) are summarized in Table I. The results for the
restricted range [0, pi
4
] are indicated within square brackets.
(Thanks to if-conversion and the ’select’ instruction, we get
straight-line assembly code whose latency is independent of
the value of the input.)
The main conclusion is that we get both sine and cosine
in exactly the same latency as it takes to compute sine alone.
Reasons for this are the relatively low IPC of separate
sine and cosine, but also the fact that several instructions
Table I
PERFORMANCES OF 1-ULP ACCURATE BINARY32 SINE, COSINE,
AND SIMULTANEOUS SINE AND COSINE ON ST231.
Latency L Number N of instructions IPC = N/L
sinf 19 [18] 31 [30] 1.6 [1.7]
cosf 18 [17] 25 [24] 1.4 [1.4]
sincosf 19 [18] 46 [45] 2.4 [2.5]
are common to both functions. Specifically, the number of
instructions for sincosf is 10 less than the sum of those
numbers for sine and cosine taken separately. On the other
hand, by inspecting Listings 1 and 2 we see that sine and
cosine share the computation of the biased exponent Ex and
significand mx of the input, as well as the computation of T,
Z, Z2 and of the predicate Ex < 116.
This said, as Table II shows, the two polynomial evalua-
tions used within sincosf do not have much in common:
they share only the computation of t2 and t4 (variables Z
and Z2).
Table II
COMPUTATIONAL RESOURCES USED BY THE TWO POLYNOMIAL
EVALUATIONS.
sine cosine shared by both total
× 7 6 2 15
+,− 4 6 0 10
32-bit constants 4 6 0 10
9-bit constants 1 1 0 2
Figure 2 gives a precise description of the bundle occu-
pancy when compiling sincosf with st200cc. The slots in
black are those used to compute sine, those marked by ∗ are
also used for cosine, and those in grey are used for cosine
only. Here, every constant longer than 9 bits occupies one
slot beyond the slot used by the instruction operating on
it. Among the 19 bundles used, 15 are full or have 3 slots
occupied. For this reason, the 4 issues of the ST231 are key
to achieve a latency of 19 cycles.
VI. CONCLUDING REMARKS
We have presented here a very fast sincosf function and
have also established its 1-ulp accuracy. However, in view
of the intermediate error bounds used in the proofs and by
replacing the truncation of polynomial values by rounding to
nearest, getting closer to the 0.5-ulp ideal accuracy should
be achievable with only a few extra cycles.
Conversely—and this seems more challenging, what ex-
actly can we gain when relaxing the accuracy constraints?
For example, OpenCL requires only 4 ulps of accuracy for
sine and/or cosine [26], but it is not clear if a significant
speed up (> 25%, say) is then possible.
Finally, a third direction that we are also currently inves-
tigating deals with range reduction: so far we have assumed
an input in [−pi
4
, pi
4
], but for large inputs it remains to study
Cycle Issue 1 Issue 2 Issue 3 Issue 4
0 * *
1 * * *
2 * *
3 *
4 *
5
6
7 *
8
9
10
11
12
13
14
15
16
17
18 *
Figure 2. Bundle occupancy for the sincosf operator on ST231.
how reduction to that range can be performed accurately
enough and very efficiently on VLIW integer architectures.
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